



# The 3rd Symposium on Computer Science & Engineering (SCSE 2023)

# RISC-V *T*rusted *P*latform *M*odule (*TPM*) and *T*rusted *E*xecution *E*nvironment (*TEE*)

Trong-Thuc Hoang and Cong-Kha Pham University of Electro-Communications (UEC), Tokyo, Japan

2023/10/27





## Outline

- 1. Introduction
- 2. TPM and TEE
- 3. Why RISC-V?
- 4. Proposed System
- 5. Peripherals
- 6. Result
- 7. Conclusion





## Outline

### 1. Introduction

- 2. TPM and TEE
- 3. Why RISC-V?
  - 4. Proposed System
  - 5. Peripherals
  - 6. Result
  - 7. Conclusion

### **1. Introduction** (1/8) University



## The University of Electro-Communications



4

### **1. Introduction** (2/8) University



### **History of UEC**

**1918** Established as "The Technical Institute for Wireless- Communications"

- **1949** Promoted to the National University status as "The University of Electro-Communications"
- **2004** Reformed as a National University Corporation
- **2013** Authorized as "The Enhancement of Research Universities"

**2018** Observes its Centennial

### **1. Introduction** (3/8) University

### **Location of UEC Campus**



### **1. Introduction** (4/8) University



(as of May 1, 2023)

- 1. One Undergraduate and One Graduate Schools
  - Undergraduate School of Informatics and Engineering
  - Graduate School of Informatics and Engineering
- 2. Number of Students: 4,801 (305 international students)
  - Undergraduate: 3,371
  - Graduate < Master>: 1,159 < Doctor>: 271

#### 3. Number of Faculty Members: 348

- Professors: 135
   Accociate Professors: 122
- Associate Professors: 123
- Lecturers: 4
- Assistant Professors: 42
- Special Faculty Members: 44

#### 4. Number of Administration and Technical Staffs: 199

### 1. Introduction (5/8) VLSI Lab



### 1. Introduction (6/8) VLSI Lab



### **1. Introduction** (7/8) VLSI Lab



#### Member (as in Oct. 2023)

- Ph.D. students: 6
- Master students: 4
- Bachelor students: 2
- Researcher: 1

Total: 13

#### From

7
5
1

### 1. Introduction (8/8) VLSI Lab







## Outline

## 1. Introduction

### 2. TPM and TEE

- 3. Why RISC-V?
- 4. Proposed System
- 5. Peripherals
- 6. Result
- 7. Conclusion

### 2. TPM & TEE (1/8) Cybersecurity overview



### 2. TPM & TEE (2/8) TPM & TEE

#### **TPM = T**rusted **P**latform **M**odule

- TPM is for the <u>authentication</u> problem in a computer system.
- The main feature is <u>remote attestation</u>: a verifier can trust that the platform is "*clean*" (i.e., its vital data is safe and its critical software are not tampered).
- Based on TPM, other applications of *confidentiality, integrity, availability*, etc., can be developed.



#### **TEE = T**rusted **E**xecution **E**nvironment

- TEE is the next step after TPM.
- TPM is for a trusted *hardware*; TEE is for a trusted *Operating System* (*OS*)
- TEE needs TPM for the *Root-of-Trust* (*RoT*). Based on the RoT, the *Chain-of-Trust* (*CoT*) is developed, thus creating TEE.



### **2. TPM & TEE** (3/8) How TEE works?

#### **Trusted Execution Environment (TEE) provides:**

- *1. Integrity:* the code and data cannot be tampered.
- 2. *Confidentiality:* the application's content cannot be read.
- *3. Attestation:* proof to a remote party that the system is safe.

#### A typical TEE setup:

- Secure (trusted) vs. non-secure (untrusted) worlds.
- Barrier enforcer by: software *AND* hardware.
- All TEEs need some sort of hardware-assisted modules: Root-of-Trust (RoT) and primitives.



• HW primitives (*examples*): cache flushing, cache partitioning, memory isolation, memory encryption, keys management, bus access controller, enclave encryption, and so on.

### 2. TPM & TEE (4/8) Several TEE examples

#### **AMD Secure Processor(s)** Intel Core(s) VM1 VM2Many TEE models U-mode App App App App U-mode App ] App App were proposed: H/S-mode Operating System (OS) Operating Operating different set goals, S-mode System (OS) System (OS) M-mode Machine code different resources, Hypervisor H-mode and different MMU PRM EPC } M-mode developing mindsets. **SEV** Firmware AES Engine Key Management Intel SGX AMD SEV **Intel SGX:** aiming **ARM Processor(s) AMD SEV:** aiming for for conventional PCs U-mode Enclave App App server's cloud computing Operating System (OS) H/S-mode Monitor Most closed-source M-mode Trusted Firmware (TF) TEEs are fine-tuned **ARM TrustZone:** aiming Cache TZPC MMU GIC for their specific controller for smartphones/embeddedprocessors. systems **ARM TrustZone** 16

### 2. TPM & TEE (5/8) Several TEE examples



TIMBER-V

### 2. TPM & TEE (6/8) Several TEE examples





**CURE:** a complete opposite with Keystone, this TEE model requires a total hardware modification across every architectural level (*but provides strong isolation with multiple types of enclaves*)

### 2. TPM & TEE (7/8) TEE comparison

TABLE 2.1: TEE implementations comparison regarding the security-related features; ●, ●, and ○ rank the performance from best/supported to worst/not-supported, respectively.

		Intel ARM		AMD			<b>RISC-V</b>										
		SGX [1]	Haven [22]	Graphene [23]	Scone [24]	TrustZone [2]	Komodo [26]	OP-TEE [27]	Sanctuary [28]	SEV [3]	SEV-ES [29]	SEV-SNP [30]	MultiZone [4]	Sanctum [5]	TIMBER-V [6]	Keystone [7]	CURE [8]
Oper	n-source	0	0	lacksquare	0	0	lacksquare	$\bullet$	0	0	0	Ο		lacksquare	lacksquare	lacksquare	0
Enclave	User-space		lacksquare	lacksquare	lacksquare	0	Ο	Ο	Ο	0	$\bigcirc$	Ο	0	lacksquare	lacksquare	Ο	
type	Kernel-space	0	0	0	0	lacksquare	lacksquare	lacksquare	lacksquare		ullet	ullet		0	0	lacksquare	$\bullet$
Adversary	Software		۲	۲	lacksquare		lacksquare	lacksquare	lacksquare		lacksquare	lacksquare		lacksquare	lacksquare	lacksquare	
Auversary	Physical		lacksquare	lacksquare	ullet	0	ullet	lacksquare	Ο		ullet	ullet		Ο	lacksquare	lacksquare	$\bullet$
SC A	Cache-based	0	0	0	0	0				0	0			lacksquare	0	lacksquare	
rosilionco	Ctrl-channel	0	$\bigcirc$	0	$\bigcirc$	0	ullet	0	Ο	0	$\bigcirc$	Ο		ullet	0	lacksquare	
resilience	DMA-based	0	0	0	$\bigcirc$		lacksquare	lacksquare	lacksquare	0	$\bigcirc$	Ο		$\bigcirc$	lacksquare	0	$\bullet$
Secure encla	ve-to-peripheral	0	0	0	0			●		0	0	0		0	0	0	
Small t	rusted firmware		0	0	${}^{\bullet}$	0	${}^{\bullet}$	$\bigcirc$	Ο		ullet	ullet		${}^{\bullet}$	lacksquare	${}^{\bullet}$	$\bullet$
Hardware modification		0	lacksquare	ullet	ullet	0	ullet	lacksquare	lacksquare	0	$\bigcirc$	Ο		$\bigcirc$	Ο	lacksquare	0
Resource management		0	lacksquare	${}^{\bullet}$	$\bigcirc$		lacksquare	lacksquare	●		ullet	ullet	0	lacksquare	lacksquare	lacksquare	$\bullet$
Wide-range applications		0	${}^{\bullet}$	●	lacksquare		ullet	lacksquare	lacksquare		ullet	ullet	0	igodol	${}^{\bullet}$	lacksquare	$\bullet$
High expressiveness		0	ullet	ullet	ullet		lacksquare	ullet	ullet		ullet	ullet	0	igodol	lacksquare	igodol	$\bullet$
Low porting efforts		$ \circ $	ullet	ullet	lacksquare	0	$\bullet$	ullet	ullet		ullet	ullet		ullet	lacksquare	ullet	0

- Various implementations for
  various purposes and applications:
  □ RISC-V: with the advantage of open-source → fast to adapt and can be fine-tuned to any requirements.
  - □ ARM: aiming for SCA resilience, mostly for portable hand-held devices.
  - Intel & AMD: typical solution for generic PC and data center; aiming for heavy workload in those systems.

### 2. TPM & TEE (8/8) Secure boot in TEE



#### *Secure boot* in **TEE**:

*R*oot-*o*f-*T*rust (*RoT*): the first verification at reset, the starting-point for *CoT*. This should be provided by TPM. *C*hain-*o*f-*T*rust (*CoT*): a series of signatures &

certificates started from the *RoT* up to the Rich OS.

#### Secure boot should guarantee:

- All sensitive assets (code, trusted OS/drivers, hardware primitives) are installed and at the initial states (as expected by designers).
- EVERYTHING is signature checked, and EVERY sensitive data are immutable or held in isolation.





## Outline

- 1. Introduction
- 2. TPM and TEE
- 3. Why RISC-V?
- 4. Proposed System
- 5. Peripherals
- 6. Result
- 7. Conclusion

### **3. Why RISC-V?** (1/12) RISC-V ISA

Open-source **RISC-V** means open-source **ISA**, no more, no less.

(some other common ISAs: i386, amd64, ARM 32/64, AVR, MIPS, NiosII, etc.)

**RISC-V Foundation:** <u>https://riscv.org/</u>

#### 🛃 RISC-V°



Simulators	Object Toolch	ain De	ebugging	C Com	oilers & Libraries
Bootloaders 8	Monitors H	Hypervisor	's OS	& Kernels	
Non-C Compi	lers/Runtimes	IDEs &	SDKs	Security	Machine Learning & Al
Configuration	Verification	Tools	Accelera	ted Librari	es
RISC	-V'				Q =

#### RISC-V Exchange: Cores & SoCs



 $Q \equiv$ 

- Official released ISA specification
- Many cores, SoCs, & software are available for free
- Developers can reuse each other designs & tools
   → significantly reducing R&D time and effort
  - **License free:** RISC-V ISA
    - RISC-V toolchain

#### License depends on authors/developers:

- RISC-V processors
- RISC-V software applications
- RISC-V-related products

### **3. Why RISC-V?** (2/12) What is ISA?

ISA means Instruction Set Architecture. It is the layer between software and hardware developers.

Software tools: assembler, compilers, debugger, linker, etc.

**ISA:** the interface between software & hardware architects

*Processor:* ALU, FPU, registers, CSRs, branch predictor, caches, etc.

#### ISA has to define all these kinds of stuff:

- 1) How many instructions, and which is which?
- 2) In an instruction, what field means what?
- 3) Addressing & data-path (8/16/32/64/128-bit)?
- 4) What is supported and what is not?

5) *etc*.

 15
 0

 Unused
 9-bit Instruction

 8
 6
 5
 3
 2
 0

 Opcode
 Reg X
 Reg Y
 Reg Y

### **3. Why RISC-V?** (3/12) CISC vs. RISC

#### CISC

(Complex Instruction Set Computer)

- 1) Emphasis on *hardware*
- 2) *Multi-clock* complex instructions
- 3) *Memory-to-memory* mindset
- 4) Small code size, many cycles per instruction
- 5) Low Fmax due to complex design
- 6) Most transistors are used for storing *instructions*
- 7) Less memory for storing data & program

#### RISC

(**R**educed **I**nstruction **S**et **C**omputer)

- Emphasis on *software* 1)
- *Single-clock* simple instructions
- 3) Register-to-register mindset
- 4) Large code size, few cycles per instruction
- 5) *High Fmax* due to simple design
- 6) Most transistors are used for storing *data*
- 7) *More memory* for storing data & program

in the market are RISCs.

price is way down  $\downarrow \downarrow \downarrow$ 



### 3. Why RISC-V? (4/12) RISC-V toolchain

#### **RISC-V** toolchain and its ecosystem



#### **Top-down explanation:**

User's applications on the top are operated in an OS file system, which then compiled by a compiler based on multiple standard libraries. After compiled, the execution file is run on the OS kernel that manages the hardware at the bottom.

### 3. Why RISC-V? (5/12) RISC-V toolchain



#### **RISC-V** toolchain and its ecosystem



#### **Three most important tools**

- GCC: (*cross C compiler*) makes a C code into assembly code
- LD: (*linker*) links standard libraries into the build; also links between multiple C files
- **GDB:** (*debugger*) debug the hardware/simulator/emulator

### **3. Why RISC-V?** (6/12) RISC-V extension

What makes **RISC-V** different: <u>its modular mindset</u>

(modular architecture helps fine-tune the performance based on the developer's needs)

#### Base instruction set: Integer Extended instruction set: *the rest*

Extension	Description
1	Integer
Μ	Integer Multiplication and Division
A	Atomics
F	Single-Precision Floating Point
D	Double-Precision Floating Point
G	General Purpose = IMAFD
С	16-bit Compressed Instructions
Non-	Standard User-Level Extensions
Xext	Non-standard extension "ext"

The most common extensions: **IMAFDC** (also known as **GC**)

• •		Base	Version	Status
<u>indset</u>		RVWMO	2.0	Ratified
		RV32I	2.1	Ratified
2		RV64I	2.1	Ratified
<b>1</b> ~)		RV32E	1.9	Draft
IS)		RV128I	1.7	Draft
		Extension	Version	Status
		M	2.0	Ratified
		A	2.1	Ratified
Thora	ara also a	F	2.2	Ratified
THUL	arc arso <u>a</u>	D	2.2	Ratified
lot mor	e than just	Q	2.2	Ratified
		С	2.0	Ratified
	TDC:	Counters	2.0	Draft
		L	0.0	Draft
		B	0.0	Draft
		J	0.0	Draft
		T	0.0	Draft
		P	0.2	Draft
		V	0.7	Draft
		Zicsr	2.0	Ratified
1		Zifencei	2.0	Ratified
<b>DC</b>		Zam	0.1	Draft
7)		Ztso	0.1	Frozen

### **3. Why RISC-V?** (7/12) OS stack

To support an Operating System (OS), the ISA has to support the <u>OS stack</u> *or the M*-/*S*-/*U*-*mode*.

## RISC-V privileged architecture:

RISC-V Modes						
Level	Name	Abbr.				
0	User/Application	U				
1	Supervisor	S				
	Reserved					
3	Machine	M				

Supported Combinations of Modes					
Supported Levels	Modes				
1	Μ				
2	M, U				
3	M, S, U				



**RISC-V ISA** not only supports the <u>OS stack</u>, but also provides a **privileged architecture**.

 $\rightarrow$  Better security scheme by having the hardware recognize each code's mode level. (read more at: <u>*Link*</u>)

### 3. Why RISC-V? (8/12) CHISEL



**Chisel** is a <u>library</u>. **Scala** is a <u>language</u>.

- Scala itself is a *high-level object-oriented* programming language
   → It is not designed for "hardware coding."
- **Chisel** is a library attached to Scala to define a set of coding rules.
  - $\rightarrow$  It is designed for "hardware coding."
- From **Scala** to **Verilog**:

Scala  $\rightarrow$  Java  $\rightarrow$  FIRRTL  $\rightarrow$  Verilog 1<sup>st</sup> arrow: Scala compiler named SBT 2<sup>nd</sup> arrow: executing Java 3<sup>rd</sup> arrow: FIRRTL compiler

### 3. Why RISC-V? (9/12) Summary

**RISC-V** revolutionizes *computer system* design

#### 1. Modular at heart:

customizable ISA and customizable hardware  $\rightarrow$  fine-tune the system to your specific needs.

#### 2. Open-source community:

license-free ISA, open cores and SoCs, open-source libraries, open-source software, etc.  $\rightarrow$  reuse other developers' designs  $\rightarrow$  save time and effort for R&D

**3.** CHISEL (*Constructing Hardware In Scala Embedded Language*): a new way to "coding" hardware circuits. When compiled, it will generate a true RTL Verilog code.

 $\rightarrow$  a "meta-programming" language for hardware developers with parameters and subdesigns that can be overridden or extended.

 $\rightarrow$  easy to develop "object-oriented" hardware library for reuse purpose.

### 3. Why RISC-V? (10/12) Common libraries

The common open RISC-V libraries that you can use

Chipyard (contains many common and frequently used open IPs, including RISC-V processors and other peripherals such as uart, spi, sd-card, etc.): <u>https://github.com/ucb-bar/chipyard</u>



#### Chipyard Framework O chipyard-ci-process passing

#### 

- Stable Documentation: https://chipyard.readthedocs.io/
- User Question Forum: https://groups.google.com/forum/#!forum/chipyard
- Bugs and Feature Requests: https://github.com/ucb-bar/chipyard/issues

#### 

To get started using Chipyard, see the stable documentation on the Chipyard documentation site: https://chipyard.readthedocs.io/

Search or jump to	/ Pull requests Issues Marketplace	Explore
₽ sifive / fpga-shells Pu	blic	⊙ Watch 45
<> Code 🕥 Issues 6	Pull requests 16 💿 Actions 🗄 Projects 🤅	)Security 🗠
਼ੇ master 👻 🗘 106 brand	hes Sto tags Go to file Add file	Code +
erikdanie Merge pull reque	est #158 from a 🔐 🗸 f9fb9fd on Dec 29, 2020 😲	• 473 commits
.github/workflows	Cl: add a scala compilation check	2 years ago
i microsemi	newshells checkpoint	3 years ago
src/main/scala	Add utility function for IBUF_LOW_POWER	2 years ago
vsrc/nfmac10g	nfmac10g: fix a power-0 bug	4 years ago
🖿 xilinx	refactor tcl code that wasn't executing correctly	2 years ago
🗅 .gitignore	Initial commit for fpga-shells	5 years ago
README.md	improved clarity of documentation	3 years ago
🗅 build.wake	wake: use variable for package location	2 years ago
🗋 wit-manifest.json	bump sifive-blocks (#157)	2 years ago

#### README.md

#### 

An FPGA shell is a Chisel module designed to wrap any SiFive core configuration. The goal of the fpga-shell system is to reduce the number of wrappers to have only one for each physical device rather than one for every combination of physical device and core configuration.

#### fpga-shells (contains many common FPGA configurations): <u>https://github.com/s</u> <u>ifive/fpga-shells</u>

#### 

### 3. Why RISC-V? (11/12) Common processors

Some famous RISC-V processors

**Rocket** is the most popular among RISC-V processors:

https://github.com/chipsalliance/

*rocket-chip* (*it is an in-of-order processor*)

∃ README.md

#### Rocket Chip Generator 💋 O Continuous Integration passing

This repository contains the Rocket chip generator necessary to instantiate the RISC-V Rocket Core. For more information on Rocket Chip, please consult our technical report.

#### 

- Quick instructions for those who want to dive directly into the details without knowing exactly what's in the repository.
- What's in the Rocket chip generator repository?
- How should I use the Rocket chip generator?
  - Using the cycle-accurate Verilator simulation
  - Mapping a Rocket core down to an FPGA
  - Pushing a Rocket core through the VLSI tools
- How can I parameterize my Rocket chip?
- Debugging with GDB
- Building Rocket Chip with an IDE
- Contributors

## **BOOM** is an out-of-order processor that can rival ARM:

https://github.com/riscv-boom/riscv-boom



The Berkeley Out-of-Order RISC-V

#### Processor @ FAILED

### 3. Why RISC-V? (12/12) Common books

Two "must-have" books for RISC-V developers, from beginners to experts

RISC-V books that often used in universities for teaching

Digital Design with Chisel

David Patterson Andrew Waterman

Open Architecture Atlas

Martin Schoeberl

Digital Design and Computer Architecture RISC-V Edition



COMPUTER ORGANIZATION AND DESIGN THE HARDWARE/SOFTWARE INTERFACE







## Outline

- 1. Introduction
- 2. TPM and TEE
  - 3. Why RISC-V?
  - 4. Proposed System
- 5. Peripherals
- 6. Result
- 7. Conclusion

### 4. Proposed System (1/8) Hardware modification



3. Hierarchy-bus: TEE processors cannot access RAM/ROMs in the isolated domain (*BUT the isolated core can access ALL*)

### 4. Proposed System (2/8) Key scheme



36
# 4. Proposed System (3/8) Key scheme: root CA



#### Step-by-step

Step 1: The
manufacturer
plays the role of
root CA (public
key is well-known
& certificate is
self-signed)

# **4. Proposed System** (4/8) Key scheme: developer cert.



Step-by-step

Step 2: manufacturer generate root SR & PR also offline, and then uses SM to sign on the PR and secure BootLoader (sBL)

sBL is stored in the same place with PR, the isolated ROM.

# 4. Proposed System (5/8) Key scheme: product cert.



Step-by-step

Step 3: (still offline)
the manufacturer (or the provider)
generates the pair SD & PD.
Then have the root
secret key generates
the DCert. and sign
the ZSBL.

# **4. Proposed System** (6/8) Key scheme: updatable ZSBL



#### Here is the RoT

- SD is stored in the isolated ROM.
- ZSBL & PD could be in a flash outside.
- The very first task of the isolated processor is:
  - Verify the ZSBL signature by using the PR
     → this allows future
     updates on the ZSBL.

# 4. Proposed System (7/8) Key scheme: program cert.



Step-by-step

- Step 4: (now on-chip) the isolated processor executes the ZSBL and:
  - Use TRNG to
    seed EC-genkey
    & create the pair
    of SK & PK
  - Load the FSBL
     (hash & sign) to
     the public RAM.
  - Wakes up theTEE processors

#### 4. Proposed System (8/8) Detail boot flow



The detail boot flow based on the proposed key scheduling.





# Outline

- 1. Introduction
- 2. TPM and TEE
- 3. Why RISC-V?
  - 4. Proposed System
  - 5. Peripherals
  - 6. Result
  - 7. Conclusion

# 5. Peripherals (1/14) EC/Ed-DSA



*E*cliptic *C*urve (*EC*) and *Ed*wards-curve (*Ed*) *D*igital Signature Algorithm (*DSA*)

- Support four curves: three of ECDSA and one of EdDSA
- Support 256-bit, 384-bit, and 512-bit
- Support functions: gen-key, sign, and verify

## 5. Peripherals (2/14) AES-GCM



Advanced Encryption Standard (AES) with Galois/Counter Mode (GCM)

- Support encryption and decryption.
- Support 128-bit and 256-bit.

## 5. Peripherals (3/14) SHA3



#### SHA3-512

- Support 512-bit.
- The core was developed based on an open-source project (*link*).

# **5. Peripherals** (4/14) HMAC-SHA2



# 5. Peripherals (5/14) RSA



#### **RSA-1024**

- Minimize the area by using less "big"registers as much possible
- Small tasks are done by primitives such as *getNumBits* (number of meaning LSBs), ±, and <</li>
- Primitive functions execute 32-bit at a time

### 5. Peripherals (6/14) AEAD

Authenticated Encryption with Associated Data (AEAD) (link)

• Use *ChaCha20* as a stream <u>cipher</u> and *Poly1305* as a <u>MAC</u>.

Link1

Link2



# 5. Peripherals (7/14) ChaCha20

#### ChaCha20

- A stream cipher that was standardized recently (*link*).
- Can work alone or team-up with *Poly1305* to perform *A*uthenticated *E*ncryption with *A*dditional *D*ata (*AEAD*).



#### **5. Peripherals** (8/14) Poly1305



#### Poly1305

- A *M*essage *A*uthentication *C*ode (*MAC*) that was standardized recently (*link*).
- Can work alone or team-up with *ChaCha20* to perform *A*uthenticated *E*ncryption with *A*dditional *D*ata (*AEAD*).

# 5. Peripherals (9/14) TRNG

Three edge multimodal **ROs**  $\rightarrow$  frequency Our *T*rue *R* and om *N*umber collapse Initial event a) Generator (TRNG) is based on the N-stages N-stages N-stages from three frequency collapse phenomenon Enable CLK Edge 2 Edge 3 edges to out of *R*ing *O*scillators (*RO*s). b) Edge 1 stable two Edge 1 1-3 1800 1200 120 b) Ring oscillators a) Artix-7 Xilinx FPGA c) 6-bit LUT edges. Q Q Q Output Edge 3 RO 1800 Edge 2 Edge 2 Edge 3 Edge 2 Initial event Before Collapse event Collapse event Compare Entropy Capture Stage LUT5 LUT5 Stage Stage COUNT[3] RO RNG D Enable ≷ PFD RISC-V The proposed Out COUNTER RO REF processor **TRNG** Init value Valid D system based PFD Glicth False Event Detector Inputs Removal CLK R 2 bit shift on multimodal RNG register The idea can be implemented in FPGA. PFD ROs. out 2 bit shift register Link 52 REF

# 5. Peripherals (10/14) TRNG



# 5. Peripherals (11/14) PUF in VLSI

*P*hysical *U*nclonable *F*unction (*PUF*) is a physical*"object"* that serves as a <u>unique identifier</u> for *each* device, although the implementation is the same for *all* devices.

*Example:* fingerprints. Everybody has a fingerprint, but no two fingerprints are alike.



#### 5. Peripherals (12/14) PUF in FPGA



#### 5. Peripherals (13/14) NVRAM



Proposed NVRAM design without using special layer(s)



## 5. Peripherals (14/14) NVRAM







# Outline

- 1. Introduction
- 2. TPM and TEE
- 3. Why RISC-V?
  - 4. Proposed System
  - 5. Peripherals
  - 6. Result
  - 7. Conclusion

#### 6. Result (1/14) FPGA implementation

The proposed design was tested with the VC707 FPGA board.



## 6. Result (2/14) FPGA implementation

SoC resources utilization pie chart: implementation on VC707 FPGA



\**Note*: "*the rest*" means all the buses, TRNG, and utility-group peripherals such as GPIO, SPI, boot ROM, etc.

#### 6. Result (3/14) Self-test software

Initial test and drivers for using crypto-cores were developed

		DL:		2022-04	4- 8-13:5	5:24-aa000a
Using	ZSBI	L DI	В			
Got TL	CLI	K: 5	6000	0000		
Got NU	M CO	DRES	: 1			
Got TI	MEB/	ASE	100	0000		
Welcom	e to	o TE	E-H	/ Bootload	der	
Press	'z'	to	run	ALL	hardware	tests
Press	'1'	to	run	SHA-3	hardware	test
Press	'2'	to	run	ED25519	hardware	test
Press	'3'	to	run	AES	hardware	test
Press	'4'	to	run	RNG	hardware	test
Press	'6'	to	run	CHACHA	hardware	test
Press	'7'	to	run	POLY	hardware	test
Press	'8'	to	run	CP_AEAD	hardware	test
Press	'9'	to	run	AES GCM	hardware	test
Press	'a'	to	run	HMAC SHA	hardware	test
Press	'b'	to	run	RSA	hardware	test
Press	'd'	to	run	DHRYSTON	E test	
Press	'e'	to	run	AES GCM	1MB hardwa	are test
Press	111	to	run	HMACSHA5:	12 1MB har	rdware test
Press	"h"	to	run	ED\EC har	rdware tes	st
Press	ENT	ER t	to be	oot Linux	1	

/ 81ff8200 <- 0001ff82kB / 00020000kB Booting payload

# Tests at FSBL (*M-mode*) before boot into Linux

#### Drivers and tests (U-mode) after boot into Linux

# LS
aes_gcm_driver.ko
aes_gcm_test
chacha_driver.ko
chacha_poly_driver.ko
chacha_poly_test
chacha_test
edec_driver.ko
edec_test
edec_test_256

edec\_test\_384
edec\_test\_521
edec\_test\_full
edec\_test\_sign
hmac\_sha\_driver.ko
hmac\_sha\_test
keystone-driver.ko
poly\_driver.ko
poly\_test

rsa\_driver.ko
rsa\_test
testdriver.ko
testdriver\_write.ko
tests.ke
tls\_client
tls\_client.o
tls\_server
tls\_server.o

## 6. Result (4/14) Self-test software

Some examples of self-test software

#### HMAC-SHA2

f1bd938f54b2f392f7b4e811544c65e9 65c0885d54ed4b2c50732032abd953a4 df89de58ee61514ed075f8e590ac3d2e 38d7489e28742abcae67242212a4b33d

Time: Os Oms 92us

Hardware 384:

9d72af3c8cf178c12e6069bdfd645b09 e2a2245e3850d3c595def9f13670511b 7c3472789dfae890c52c3d4d88891148

Time: Os Oms 86us

Hardware 256:

61cc4af0e0e6c428fdc1b4e890777c7c e2fa0dacf7a21ce31028721aebdcbc2d

Time: Os Oms 83us

 $6.16 \times$  to  $7.62 \times$  faster

#### **AES-GCM**

Begin AES GSM hardware test:

#### Software:

e2006eb42f5277022d9b19925bc419d7 a592666c925fe2ef718eb4e308efeaa7 c5273b394118860a5be2a97f56ab7836

5ca597cdbb3edb8d1a1151ea0af7b436

Time: Os Oms 397us

#### Hardware:

e2006eb42f5277022d9b19925bc419d7 a592666c925fe2ef718eb4e308efeaa7 c5273b394118860a5be2a97f56ab7836

5ca597cdbb3edb8d1a1151ea0af7b436

Time: Os Oms 53us

#### $7.49 \times$ faster

#### AEAD (ChaCha+Poly)

Hardware:

#### Cipher:

MAC:

1ae10b594f09e26a7e902ecbd0600691

Time: Os Oms 43us

 $12.1 \times \text{faster}$ 

#### 6. Result (5/14) VLSI implementation



## 6. Result (6/14) VLSI implementation



64-bit dual Rocket with crypto-cores and secure boot

5.0×5.0-mm2 ROHM180nm on *2021/02* 



32-bit Rocket-Boom with crypto-cores and secure boot  $5.0 \times 5.0$ -mm2 ROHM-180nm on 2021/06

64-bit Rocketthe rest AES Ibex & (buses, GPIO, Ed25519 Ed25519; mul SHA3-512 128/256 the isolated SPI, TRNG, Boom with etc. system L2 bus crypto-cores BOOM BOOM: BIM DCache branch predictor BOOM BOOM: & secure boot Rocket: BTB tile left DCache branel predicto BOOM: LSU 5.0×7.5-mm2 BOOM **BOOM** core Rocket FAMicro ROHM180nm **BTB** branc BOOM reditctor tage branch predicto BOOM: on 2021/06 loop brand



64-bit dual Rocket with crypto-cores  $5.0 \times 5.0$ -mm2 ROHM-180nm on 2021/09

### 6. Result (7/14) VLSI implementation



5.0×5.0-mm2 ROHM-180nm on 2022/02					
Core	Rocket (×1)				
ISA	RV32IMAC				
Cache	I = 16KB  and  D = 16KB				
Crypto-cores: TI	RNG, RSA, AES-GCM, SHA3,				
HMAC-SHA2, ChaCha20, Poly1305, AEAD, and					
	EC/Ed-DSA				
#Gate 1,535,403					
#Cell	466,882				
<b>Area</b> (μm <sup>2</sup> ) 20,799,437					
Density 71.43%					
Power (mW)	1,992				
Fmax (MHz)	71				
<b>#MOSFET</b>	7,982,582				

32-bit Rocket with TLS-1.3 crypto-cores and secure boot

## 6. Result (8/14) VLSI implementation

SoC resources utilization pie chart: implementation on ROHM180nm



\**Note*: "*the rest*" means all the buses, TRNG, and utility-group peripherals such as GPIO, SPI, boot ROM, etc.

#### 6. Result (9/14) Comparison

#### **Comparison with other secure-boot RISC-V-based TEE SoCs.**

Design		Registers	LUTs Overbead (+%)	
	Recoling: Dual Packet	24 624	74 258	
This	Dasenne: Duar-Kocket	Registers           Overhead (+%)           24,624           +3,253 (13.21%)           +14,103 (52.27%)           +17,356 (70.48%)           24,624           +6,722 (27.30%)           +3,344 (13.58%)           +10,066 (40.88%)           C	/4,230	
work	$+ 1Bex^{-}$	+3,253 (13.21%)	+9,793 (13.19%)	
(2021)	+ crypto-cores <sup>2</sup>	+14,103 (52.27%)	+19,883 (26.78%)	
(2021)	$+ IBex^1 + crypto-cores^2$	+17,356 (70.48%)	+29,676 (39.96%)	
	Baseline: Dual-Rocket	24,624	74,258	
	+ CAU	to-cores $+17,356 (70.48\%)$ $+29$ Rocket24,62474,2 $+6,722 (27.30\%)$ $+27$ $+3,344 (13.58\%)$ $+29$	+27,170 (36.59%)	
(2010)	+ KMU	+3,344 (13.58%)	+29,529 (39.77%)	
(2019)	+ CAU + KMU	+10,066 (40.88%)	+56,699 (76.35%)	
HECTOR-V	Baseline: Single-lowRISC		55,443	
	OR-V 9] with RI5CY with Remus		+8,205 (14.80%)	
$\begin{bmatrix} 1^{2} \end{bmatrix}$ (2021)		1 N / T	+11,581 (20.89%)	
(2021)	with Frankenstein		+13,303 (23.99%)	

<sup>1</sup>*Including the isolated sub-system.* 

<sup>2</sup>Including SHA-3, AES, Ed25519, and TRNG.

### 6. Result (10/14) Comparison

#### **Comparison with other secure-boot RISC-V-based TEE SoCs.**

	Design	Registers	LUTs	
	Peopling, Dual Daduat	Overneau (+ /0)	<b>Overneau (+</b> /0)	
This	Daseline: Dual-Kocket		/4,238	
work	$+ 1Bex^{1}$	+3,253 (13.21%)	+9,793 (13.19%)	
(2021)	crypto-cores <sup>2</sup>	+14,103 (52.27%)	+19,883 (26.78%)	
	$+ IBex^{1} + crypto-cq^{2}$			
ITTIC	Baseline: Dual Pock	: secure boot by all I	nardware modules.	
1105	+ CAU This v	work: crypto-cores j	ust for accelerating	
[11, 12]	+ KMU the bo	ot flow, not a hard r	equirement.	
(2019)	+ CAU + KMU	+10,066 (40.88%)	+56,699 (76.35%)	
HECTOP V	Baseline: Single-lowRISC		55,443	
	with RI5CY		+8,205 (14.80%)	
(2021)	with Remus	IN/A	+11,581 (20.89%)	
(2021)	with Frankenstein		+13,303 (23.99%)	

<sup>1</sup>*Including the isolated sub-system.* 

<sup>2</sup>Including SHA-3, AES, Ed25519, and TRNG.

# 6. Result (11/14) Comparison

er Even including cr	vnto-cores	with other secure-boot RISC-V-based TEE SoCs.			
this work still smaller.		esign	Registers		
		aline, Dual Bachat	Overhead $(+\%)$	<b>Overhead (+%)</b>	
	is $+$ ]	Bex <sup>1</sup>	+3,253 (13.21%)	+9,793 (13.19%)	
	$\left[ + \right]$	crypto-cores <sup>4</sup>	+14,103 (52.27%)	+19,883 (26.78%)	
	+ ]	$Bex^1 + crypto-cores^2$	+17,356 (70.48%)	+29,676 (39.96%)	
ITU [11, (201	$\begin{bmatrix} JS \\ 12 \end{bmatrix} \begin{bmatrix} Bas \\ + 0 \\ + 1 \end{bmatrix}$	seline: Dual-Rocket CAU KMU	24,624 +6,722 (27.30%) +3,344 (13.58%)	74,258 +27,170 (36.59%) +29,529 (39.77%)	
(20)	(9)	CAU + KMU	+10,066 (40.88%)	+56,699 (76.35%)	
HECT [9 (202	OR-V Bas wit 21) wit	seline: Single-lowRISC h RI5CY h Remus h Frankenstein	N/A	55,443 +8,205 (14.80%) +11,581 (20.89%) +13,303 (23.99%)	

<sup>1</sup>*Including the isolated sub-system.* <sup>2</sup>*Including SHA-3, AES, Ed25519, and TRNG.* 

## 6. Result (12/14) Comparison

#### **Comparison with other secure-boot RISC-V-based TEE SoCs.**

	Design	Registers Overhead (+%)	LUTs Overhead (+%)	
This	Baseline: Dual-Rocket + IBex <sup>1</sup>	24,624 +3,253 (13.21%)	74,258 +9,793 (13.19%)	
(2021)	+ crypto-cores <sup>2</sup> + IBex <sup>1</sup> + crypto-cores <sup>2</sup> Baseline: Duar Pocket	HECTOR-V: uses no crypto accelerato	TEE processors to b	oot,
ITUS [11,12] (2019)	+ CAU + KMU	(they are not the sar based on the secure requirements)	ne idea, but compare boot's hardware	ed
HECTOR-V	+ CAU + KMU Baseline: Single-lowRISC with RI5CY	<b>This work:</b> use IBe the crypto-cores.	ex to boot, could exc	luded
(2021)	with Remus with Frankenstein		+11,581 (20.89%) +13,303 (23.99%)	
(2021)	with Frankenstein	<sup>1</sup> Including the	+11,381 (20.89%) +13,303 (23.99%) isolated sub-system.	

<sup>2</sup>Including SHA-3, AES, Ed25519, and TRNG.

#### 6. Result (13/14) Comparison

#### **Comparison with other secure-boot RISC-V-based TEE SoCs.**

		Design	Registers Overhead (+%)	LUTs Overhead (+%)
	This	Baseline: Dual-Rocket	24,624	74,258
	work	$+ IBex^1$	+3,253 (13.21%)	+9,793 (13.19%)
	(2021)	+ crypto-cores <sup>2</sup>	14,103 (52.27%)	+19,883 (26.78%)
	(2021)	+ IBex <sup>1</sup> + crypto-cores <sup>2</sup>	+17,356 (70.48%)	+29,676 (39.96%)
	ITIIC	Baseline: Dual Rocket	24,624	74,258
Approximately the same		+6,722 (27.30%)	+27,170 (36.59%)	
			+3,344 (13.58%)	+29,529 (39.77%)
	(=01))	+ CAU + KMU	+10,066 (40.88%)	+56,699 (76.35%)
	UECTOP V	Baseline: Single-lowRISC		55.443
		with RI5CY	NI / A	+8,205 (14.80%)
	[ <sup>7</sup> ] (2021)	with Remus	1N/A	+11,581 (20.89%)
	(2021)	with Frankenstein		+13,303 (23.99%)

<sup>1</sup>*Including the isolated sub-system.* 

<sup>2</sup>Including SHA-3, AES, Ed25519, and TRNG.

# 6. Result (14/14) Comparison

TABLE 5.13: Comparison with recent security-driven RISC-Vbased SoCs, regarding the security and flexibility features;  $\bullet$ ,  $\bullet$ , and  $\bigcirc$  rank the performance from best to worst, respectively.

	CURE	HECTOR-V	WorldGuard	ITUS	This
	[8]	[9]	[10]	[11,12]	work
Open-source	0	0		0	
Secure boot					
Flexible boot process				0	
TEE & secure boot iso.	$\bigcirc$	$\bigcirc$	$\bigcirc$		
Exclusive TEE processor		•		0	0
Exclusive secure storage	0		$\bigcirc$		
Secure I/O paths		•		0	$\bigcirc$
Crypto. accel.	$\bigcirc$	$\bigcirc$			
SCA resilience				0	0
Hardware cost			•	$\bigcirc$	
High expressiveness		•		0	
Low porting efforts	$\bigcirc$	$\bigcirc$			

- Achieved:
  - □ Secure boot process with RoT for TEE.
  - □ Flexible boot flow.
  - Complete isolation
     between the boot
     process and the TEE
     domain.
  - Has exclusive storage for boot program only.
  - Cryptographic accelerators are available.




## Outline

- 1. Introduction
- 2. **TPM and TEE** 
  - 3. Why RISC-V?
  - 4. Proposed System
  - 5. Peripherals
  - 6. Result
  - 7. Conclusion

## 7. Conclusion (1/1) Summary

## **Key Achievements**

- **1. TEE-HW with cryptographic accelerations:** using the framework, custom hardware was made for accelerating the TEE boot flow.
- 2. **TEE-HW with isolated RoT:** the heterogeneous architecture was proposed to isolate the RoT from the TEE side. The manufacturer and root keys are stored at the time manufactured. The bootloader program is flexible and can be updated.
- **3. Silicon-proof TEE-HW chips:** ROHM-180nm chips were made for the TEE-HW with isolated RoT; and the measurements and tests were done.
- **4. FPGA and VLSI implementations:** the proposed system can work on both FPGA and VLSI. All the cryptographic primitives, such as TRNG and PUF, have their equivalent in FPGA.





The 2nd International Conference on Intelligence of Things

## THANK YOU

